

# Debug & Trace ARM®





# **ARM®** support at a glance

More than 18 years of experience in ARM debugging enable us to provide the best-in-class debug and trace tools for ARM based systems:

- Multicore debugging and tracing for any mixture of ARM and DSP cores
- Support for all CoreSight components to debug and trace an entire SoC
- Powerful code coverage and run-time analysis of functions and tasks
- OS-aware debugging of kernel, libraries, tasks of all commonly used OSes

# **Debugging ARM®-based Systems**

The Lauterbach debug tools for ARM accompany you throughout the whole development process, from the early pre-silicon phase by debugging on an instruction set simulator or a virtual prototype, over board bring-up, till quality and maintenance work on the final product.

The features range from simple step/go/break, programming of on-chip flash, external NAND, eMMC, parallel and serial NOR flash devices, support for NEON and VFP units, to OS-aware debug and trace concepts for 32-bit and 64-bit multicore systems.

Peripheral register							
B PMC (Pc	ower	Management	t Controller)				
LVDSC1	10	LVDF	Not detected	LVDACK NACK LVDIE Disabled			
		LVDRE	Enabled	LVDV Low trip			
LVDSC2	20	LVWF	Not detected	LVWACK NACK LVWIE Enabled			
		LVWV	Low trip point	ve I au trin naint			
REGSC	04	VLPRS	Not VLPR	<ul> <li>Low trip point</li> </ul>			
		REGONS	Run	Mid 1 trip point <sup>10</sup>			
•		III		Mid 2 trip point	- P		
SD:4007D001	01	Low-Voltage	Warning	High trip point 🥙			

The peripheral registers on the chip are displayed on a logical level. The function bits can easily be interpreted and modified. A pull-down menu helps to select the peripheral module you want to inspect.

TRACE32 supports simultaneous debug and trace of homogeneous and heterogeneous multicore and multiprocessor systems with one debug tool.

Start/stop synchronisation of the cores and a time-correlated display of the traced data gives you a global view of the system's state and the interplay of the cores.





# **OS-Aware Debugging and Tracing**

Debugging of system and application software of all commonly used operating systems:

- Stop Mode Debugging: the whole system is stopped to analyse the overall system state
- Run Mode Debugging: the process of interest is stopped whilst kernel and other processes keep going
- Full support for symmetric (SMP) and asymmetric (AMP) multiprocessing
- Non-intrusive access to task lists and other kernel information
- Stack coverage and call hierarchy of waiting tasks
- Statistics and graphic display of task and function run-time

inux Window Help			List of pro		
Display Processes			List of pro	cesses	
Display <u>p</u> s-like	magic CO8FA540	command swapper/0	#thr state 56. running	spaceid pids	2. 3. 4. 6. 7. 8. 9. 10.
Display <u>T</u> asks	EFFDFBC0	init	- sleeping	0001 1.	-
Display Modules	EFC82960	sh	- sleeping	04F3 1267	·
Display File System	EFC7F0A0 EFF769E0	servicemanager vold	- sleeping 3. sleeping	04F4 1268 04F5 1269	). 1288. 1316.
bispidy <u>File bystern</u>	EFC7F380	netd	7. sleeping	04F6 1270	. 1473. 1474. 1477. 147
Process Debugging	Load Symbols	surfaceflinger	8. running	04F8 1272	. 1488. 1491. 1492. 149
Module Debugging	Delete Symbols	drmserver	2. sleeping	04F9 1273 04FA 1274	. 1880. 1881. 1882.
Library Debugging	Debug Process on main	mediaserver dbus-daemon	5. sleeping	04FB 1275 04FC 1276	. 1484. 1485. 1486. 154
	Watch Processes	installd	- sleeping	04FD 1277	
Symbol <u>A</u> utoloader	materiniceses	uim	- sleeping	0501 1281	
Display Korpol Log	Scan Process MMU Pages	adbd system_server	4. sleeping 67. current	05D2 1490 05E4 1508	. 1497. 1498. 1499. 3. 1512. 1513. 1514. 151
Display Kerner Log	Scan All MMU Tables	com. android. syst	10. sleeping	0624 1572	1576. 1577. 1578. 157
Linux Terminal	EU423000 B	com. android. inpu	10. sleeping	0641 1601	. 1607. 1609. 1610. 161
Configure Terminal	EP019960 B	com.android.laun	12. sleeping	0652 1618 065C 1628	. 1623. 1624. 1625. 162 3. 1635. 1637. 1640. 164
	EFD8B6C0 B ED5290A0 B	com.android.smsp android.process.	10. sleeping	068C 1676 0692 1682	. 1686. 1688. 1689. 169 . 1691. 1692. 1694. 169
Generate ramdump	ED912900	com.android.desk	12. sleeping	06BC 1724	. 1726. 1728. 1730. 173
Help Linux Awareness	ECF36C60	com. android. prov	14. sleeping	06EA 1770	). 1774. 1775. 1776. 177
nep intex owardiess	•				▶

# **Utilization of the Performance Monitors**

Many ARM based devices include hardware counters with the ability to count specific hardware events like execution of certain kinds of instructions, cache or TLB events, or stall cycles caused by a specific reason. TRACE32 can sample these counters periodically. The results can be correlated with program trace information. This provides you with statistics on the system behaviour and system performance for finding bottlenecks and tuning the application.





# Full Support for ARM<sup>®</sup> CoreSight<sup>™</sup> Technology

ARM CoreSight technology offers the chip designer various components to extend the core's debug functionality with the objective of debugging and tracing an entire system-on-chip. A joint JTAG or Serial Wire Debug interface allows real-time access to the on-chip buses and control of the cores and the CoreSight system itself. A common trace bus combines trace data from multiple sources like processor program and data trace, system trace information and accesses to the memory bus. TRACE32 displays time-correlated traces of multiple sources which had been stored in on-chip trace memory or emitted from a common trace port.



# **Backward Debugging**

Trace-based debugging allows developers to reconstruct the core context for any trace sampling point. You can re-debug a traced program section and watch how memory, registers and variables are changing. You can even step back in time and get a true high-level language trace listing showing register and stack variables.

	Forward and backward debugging capabilities
	Step     Over     Up     Step     Over     Intry     Off       addr/line     code     label     mnemonic     comment
	SR:0000F6F4 035C0000 cmpeq r12,#0x0 ; r12,#0 SR:0000F6F8 1A00000c bne 0xF730 /* AC terms all zero */
Source lov	186 int dcval = DEQUANTIZE(inptr[DCTSIZE*0], q Step *0
Source lev Setup ] 🐉 CTS ] 📭 Goto	Her trace display showing local variables
record	
231 The function of the functi	0x0001B934 DEQUANTIZE(inptr[DCTSIZE*1], quantptr[DCTSIZE*1]);
$1000137 \cdot 1 = 0$	······································

# **Tracing and Profiling**

Powerful trace filter and trigger enable you to get the trace information of interest into the few kilobytes of on-chip trace memory or the up to 4 GB of TRACE32's off-chip trace memory. For long-term trace, streaming modes can be used which convey the trace data to the hard disk or to an application running on the host while recording.

This provides the capability of searching for bugs which only show up when running in real-time. In addition, there are various analysis functions, for example: run-time statistics on functions and tasks, analysis of the function nesting, or cache performance.



### **Trace-based Code Coverage**

An integrated real-time code coverage facility verifies statement and decision/branch coverage without prior code instrumentation. It is suitable to assist in the development of software for safety-related systems in compliance with ISO 26262, DO-178C, IEC 61508, and IEC 62304.

			view					
		🖉 Setup 🛛 🔒	Goto 📃 🔞 Lis	st 🛛 🕂 Add	Load	Save	🛛 🔘 Init	
	<u>t</u>	ree □ func urce, rce, rce, rce	e/c/if00.c \1 /c/if00.c \17 /c/if00.c \21 /c/if00.c \23	<u>coverag</u> part 16 20 22 26 ta	e execut ial 60.86 ok 100.00 ok 100.00 ok 100.00 ken 50.00	ed 0% 9% 0% 0% 0%	50%	100
			/~/* 400 ~ \ 37	20 20		UR02		
0	Det	tailed HLL	and ASM a	nalysis	411			
Coverage	Det Addr/Line	code	and ASM a Label Mne	nalysis monics Con	nment/Just	tification	-	
Coverage	Det Addr/Line	tailed HLL Code \\test_arm\it	and ASM and Label Mne	nalysis monics Con	nment/Just	tification		
Coverage never	Det Addr/Line 29 NSR: 800081CC	tailed HLL Code \\test_arm\it	and ASM and Label Mne 100\if00.c state = tru	nalysis monics Con	nment/Just	tification		
Coverage never never never	Det Addr/Line 29 NSR: 800081CC NSR: 800081D0	Code \\test_arm\id E3 A0 00 01 E1 2FFF 1E	and ASM and Label Mne f00\if00.c state = tru mov	nalysis monics Con r0,#02 r14	nment/Just	tification		
Coverage never never never not taken	Det Addr/Line 29 NSR: 800081CC NSR: 800081D0 30	Code \\test_arm\if E3 A0 00 01 E1 2F FF 1E }	and ASM and Label Mne f00\if00.c state = tru mov bx	nalysis monics Con r0,#03 r14	nment/Just	tification		
Coverage never never not taken not taken	Det Addr/Line 29 NSR:800081CC NSR:800081D0 30 31	Code \\test_arm\id E3 A0 00 01 E1 2F FF 1E } else	and ASM and Label Mne f00\if00.c state = tru mov bx if (incr <	nalysis monics Con re; r0,#03 r14	nment/Just	tification		



# ARM<sup>®</sup> support at a glance

More than 18 years of experience in ARM debugging enable us to provide the best-in-class debug and trace tools for ARM based systems:

- Multicore debugging and tracing for any mixture of ARM and DSP cores
- Support for all CoreSight components to debug and trace an entire SoC
- Powerful code coverage and run-time analysis of functions and tasks
- OS-aware debugging of kernel, libraries, tasks of all commonly used OSes

#### **Debugging ARM®-based Systems**

The Lauterbach debug tools for ARM accompany you throughout the whole development process, from the early pre-silicon phase by debugging on an instruction set simulator or a virtual prototype, over board bring-up, till guality and maintenance work on the final product.

The features range from simple step/go/break, programming of on-chip flash, external NAND, eMMC, parallel and serial NOR flash devices, support for NEON and VFP units, to OS-aware debug and trace concepts for 32-bit and 64-bit multicore systems.

Periphera	al register		The peripheral regis- ters on the chip are
■ PMC (Power Management Controller)			displayed on a logical
LVDSC1 10 LVDF Not detected	LVDACK NACK LVDIE	Disabled	level. The function bits
LVDRE Enabled	LVDV Low trip		can easily be inter-
LVDSC2 20 LVWF Not detected	LVWACK NACK LVWIE	Enabled	
LVWV Low trip point	Low trip point		preted and modified. A
REGSC 04 VLPRS Not VLPR	cow the point		pull-down menu helps
REGONS Run	Mid 1 trip point <sup>10</sup>		
<	Mid 2 trip point	F	to select the peripheral
			module you want to in-
SD:4007D001 01 Low-Voltage Warning	High trip point 🥙		sport
			abeul.

TRACE32 supports simultaneous debug and trace of homogeneous and heterogeneous multicore and multiprocessor systems with one debug tool.

Start/stop synchronisation of the cores and a time-correlated display of the traced data gives you a global view of the system's state and the interplay of the cores.

	Multicore debugging
	Core 0
Step Nover L Dive addr/line code	rge
NSR:000022D4 E1B02000 NSR:000022D8 0A000000 NSR:000022DC EAFFFFFB 713	
NSR:000022E0 714 NSR:000022E4 EAFFFFF9	addr/line code label mnemonic comment from the comment for the
716 NSR:000022E8 NSR:000022EC E1A0F00E	590         vtripplearray[0][0][0] = 1;           NST:000019FC         2001         movs         r0,#0x1           NST:000019FE         4954         ldr         r1,0x1850
	NST:00001A00 /008 strb r0,[r1] 591 vtripplearray[1][0][0] = 2; NST:00001A02 2002 movs r0,#0x2 NST:00001A04 7308 strb r0,[r1,#0x0C]
	592         vtripplearray[U][][0] = 3;           NST:00001A06         2003         movs         r0,#0x3           NST:00001A08         7108         strb         r0,[1,#0x4]           593         vtripplearray[0][0][1] = 4;         -



- Stop Mode Debugging: the whole system is stopped to analyse the overall system state
- Run Mode Debugging: the process of interest is stopped whilst kernel and other processes keep going
- Full support for symmetric (SMP) and asymmetric (AMP) multiprocessing
- Non-intrusive access to task lists and other kernel information
- Stack coverage and call hierarchy of waiting tasks
- Statistics and graphic display of task and function run-time



# **Utilization of the Performance Monitors**

Many ARM based devices include hardware counters with the ability to count specific hardware events like execution of certain kinds of instructions, cache or TLB events, or stall cycles caused by a specific reason. TRACE32 can sample these counters periodically. The results can be correlated with program trace information. This provides you with statistics on the system behaviour and system performance for finding bottlenecks and tuning the application.





# **OS-Aware Debugging and Tracing**

and	#thr	state	spaceid	pids				
per/0	56.	running	0000	0. 2.	3. 4.	6. 7.	8. 9.	10.
	-	sleeping	0001	1.				
ntd	-	sleepina	0359	857.				=
	-	sleeping	04F3	1267.				
icemanager	-	sleeping	04F4	1268.				
-	3.	sleeping	04F5	1269.	1288.	1316.		
	7.	sleeping	04F6	1270.	1473.	1474.	1477.	147
aerd	1 -	sleeping	04F7	1271.				
áceflinger	8.	running	04F8	1272.	1488.	1491.	1492.	149
te	4.	sleeping	04F9	1273.	1880.	1881.	1882.	
erver	2.	sleeping	04FA	1274.	1483.			
server	5.	sleeping	04FB	1275.	1484.	1485.	1486.	154
daemon	-	sleepina	04FC	1276.				
111d	-	sleepina	04FD	1277.				
ore	-	sleeping	04FE	1278.				
	-	sleeping	0501	1281.				
	4.	sleeping	05D2	1490.	1497.	1498.	1499.	
em_server	67.	current	05E4	1508.	1512.	1513.	1514.	151
undroid.svst	10.	sleeping	0624	1572.	1576.	1577.	1578.	157
oid.process.	12.	sleepina	0633	1587.	1591.	1592.	1593.	159
android.inpu	10.	sleepina	0641	1601.	1607.	1609.	1610.	161
ndroid.phon	21.	sleeping	0652	1618.	1623.	1624.	1625.	162
android.laun	12.	sleeping	065C	1628.	1635.	1637.	1640.	164
android.smsp	10.	sleeping	068C	1676.	1686.	1688.	1689.	169
oid.process.	15.	sleeping	0692	1682.	1691.	1692.	1694.	169
android.desk	12.	sleeping	06BC	1724.	1726.	1728.	1730.	173
ndroid.prov	12.	sleeping	06D7	1751.	1753.	1754.	1756.	175
android.exch	14.	sleeping	06EA	1770.	1774.	1775.	1776.	177 -
		1						



# Full Support for <u>ARM<sup>®</sup></u> CoreSight<sup>™</sup> Technology

ARM CoreSight technology offers the chip designer various components to extend the core's debug functionality with the objective of debugging and tracing an entire system-on-chip. A joint JTAG or Serial Wire Debug interface allows real-time access to the on-chip buses and control of the cores and the CoreSight system itself. A common trace bus combines trace data from multiple sources like processor program and data trace, system trace information and accesses to the memory bus. TRACE32 displays time-correlated traces of multiple sources which had been stored in on-chip trace memory or emitted from a common trace port.



# **Backward Debugging**

Trace-based debugging allows developers to reconstruct the core context for any trace sampling point. You can re-debug a traced program section and watch how memory, registers and variables are changing. You can even step back in time and get a true high-level language trace listing showing register and stack variables.



## **Debugger and Trace for ARM®**

Power Debug USB3 **Debugger** Debugging via JTAG or Serial Wire Debug interface. Optional support for on-chip tracing (ETB, TMC).





**Debug and Trace for Small Trace Ports** Optimized for, but not limited to Cortex-M based devices. It can capture an up to 4-bit wide Cortex-M or System Trace Port.

Combi Probe

Power Trace PX Debug and Trace

Debug and trace solution for parallel (TPIU) or serial (HSSTP) trace ports.





**High-End Debug and Trace** Debug and trace solution with large trace memory for fast parallel (TPIU) or serial (HSSTP) trace ports.

Power Trace II

**µTrace**®

**Debug and Trace for Cortex®-M** Cost-effective all-in-one debug and trace solution for Cortex-M based chips, only.





#### **Debugger for Virtual Targets**

Debugging and tracing using TRACE32 on software models before a first hardware prototype is available.

Front-End

For more information visit: www.lauterbach.com/bdmarm.html

